

Three-input-one-output current-mode universal biquadratic filter using one differential difference current conveyor

Jiun-Wei Horng^{1*}, Chang-Ming Wu¹ & Norbert Herencsar²

¹Department of Electronic Engineering, Chung Yuan Christian University, Chung-Li, 32023, Taiwan

²Department of Telecommunications, Brno University of Technology, Technicka 3082/12, 616 00 Brno, Czech Republic

*E-mail: jwhorng@cycu.edu.tw

Received 29 January 2014; revised 6 May 2014; accepted 3 June 2014

A current-mode universal biquadratic filter is presented. The architecture has three input terminals, one output terminal using one differential difference current conveyor (DDCC), two grounded capacitors and two resistors. It can realize all standard second-order filter functions, which are, highpass, bandpass, lowpass, notch and allpass responses without changing the circuit topology. The proposed circuit employs only one DDCC that simplifies the circuit configuration.

Keywords: Current conveyor, Biquadratic filter, Active circuit, Current-mode

1 Introduction

There is a growing interest in designing current-mode current conveyor (CC) based active filters. This is attributed to their high signal bandwidths, greater linearity and larger dynamic range than OPAMP based ones¹. It is attractive for filters to employ grounded capacitors because of its easier monolithic IC implementation^{2,3}. Several current-mode universal biquadratic filters with multi-inputs have been presented^{4,11}. Chang and Chen⁴ proposed a current-mode universal biquadratic filter with three inputs and single output using five second-generation current conveyors (CCII), two grounded capacitors and six grounded resistors⁴. Chang *et al*⁵ proposed the second current-mode universal biquadratic filter with three inputs and single output using four CCs (two first-generation CCs and two second-generation CCs), two grounded capacitors and two grounded resistors⁵. Chang⁶ proposed the third current-mode universal biquadratic filter with three inputs and single output using five plus-type CCII, two grounded capacitors and four resistors⁶. Chang and Tu⁷ proposed the fourth current-mode universal biquadratic filter with three inputs and single output using four multiple output CCII, two grounded capacitors and four grounded resistors⁷. Gunes *et al*⁸ proposed a current-mode universal biquadratic filter with four inputs and single output using three multiple output CCII, two grounded capacitors and two grounded resistors⁸. Wang and Lee⁹ proposed a current-mode universal

biquadratic filter with three inputs and three outputs using two multiple output CCII, one multiple output third-generation CC (CCIII), two grounded capacitors and two grounded resistors⁹. Horng¹⁰ proposed a current-mode universal biquadratic filter with five inputs and single output using three CCII, two grounded capacitors and three resistors. Horng *et al*¹¹ proposed a current-mode universal biquadratic filter with three inputs and single output using one CCII, one multiple output CCIII, two grounded capacitors and two grounded resistors.

Several current-mode universal biquadratic filters with five input terminals have been presented¹²⁻¹⁴. However, the active or passive components used in the design of these multi-inputs current-mode universal filters⁴⁻¹⁴ were not minimum.

Kacar *et al*¹⁵ proposed a current-mode universal biquadratic filter with three inputs and single output using one fully differential current conveyor (FDCCII), two grounded capacitors and two grounded resistors¹⁵. However, the FDCCII is a very complicated device. On each FDCCII, there are almost twice as many MOSs as one differential difference current conveyor (DDCC) needs. Moreover, the port relations of a FDCCII are equivalent to the port relations of two DDCCs arithmetically.

A new current-mode universal biquadratic filter with three inputs and single output using only one DDCC, two grounded capacitors and two resistors is

presented. The new current-mode circuit can realize all standard filter types. With respect to the multi-inputs current-mode biquads^{4,14}, the proposed circuit uses less active elements. With respect to the three inputs and single output current-mode biquad¹⁵, the proposed circuit uses simpler active device. A summary of these reported multi-inputs current-mode biquads^{4,15} and the proposed filter are given in Table 1.

2 Circuit Description

Using standard notation, the port relations of a DDCC can be described by the following matrix equation¹⁶:

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ i_{y3} \\ v_x \\ i_{zk} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 1 & -1 & 1 & 0 & 0 \\ 0 & 0 & 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ v_{y3} \\ i_x \\ v_{zk} \end{bmatrix} \quad \dots(1)$$

where the plus and minus signs indicate whether the DDCC is configured as a non-inverting or inverting circuit, termed DDCC+ or DDCC-.

The proposed current-mode universal biquadratic filter is shown in Fig. 1. The circuit with three input terminals and one output terminal comprises one

DDCC, two grounded capacitors and two resistors. The output current can be expressed as:

$$I_{out} = \frac{s^2 C_1 C_2 I_{in3} - s C_2 G_1 I_{in2} + (s C_1 G_2 - s C_1 G_1 + G_1 G_2) I_{in1}}{s^2 C_1 C_2 + s(C_2 G_1 + C_1 G_2 - C_1 G_1) + G_1 G_2} \quad \dots(2)$$

From Eq. (2), we can see that:

- (1) If $I_{in1} = I_{in2} = 0$ (opened), then $I_{in3} =$ input current signal, a highpass filter can be obtained with I_{out}/I_{in3} .
- (2) If $I_{in1} = I_{in3} = 0$ (opened), then $I_{in2} =$ input current signal, a bandpass filter can be obtained with I_{out}/I_{in2} .




Fig. 1 — Proposed universal filter

Table 1 — Comparisons of some current-mode multi-inputs biquads

Ref.	No. of active devices	No. of passive elements	Matching constraints	Low input impedance	High output impedance
[4]	5 CCII	6R/2C	yes	no	yes
[5]	4 CCs	2R/2C	no	no	yes
[6]	5 CCII+s	4R/2C	yes	no	yes
[7]	4 CCII	4R/2C	yes	no	yes
[8]	3 CCII	2R/2C	no	no	yes
[9]	2 CCII, 1 CCIII	2R/2C	no	no	yes
[10]	3 CCII	3R/2C	no	no	yes
[11]	1 CCII, 1 CCIII	2R/2C	no	no	yes
[12]	2 CCII	3R/2C	yes	no	no
[13]	3 ICCII	2R/2C	no	no	yes
[14], Fig. 3	3 CCII	3R/2C	no	no	yes
[14], Fig. 4	3 CCII	2R/2C	no	no	yes
[14], Fig. 5	3 CCII	3R/2C	yes	no	yes
[15], Fig. 3b	1 FDCCII	2R/2C	no	no	yes
The proposed	1 DDCC	2R/2C	yes	no	no

- (3) If $I_{in2} = I_{in3} = 0$ (opened) and $G_2 = G_1$, then $I_{in1} =$ input current signal, a lowpass filter can be obtained with I_{out}/I_{in1} .
- (4) If $I_{in2} = 0$ (opened) and $G_2 = G_1$, then $I_{in1} = I_{in3} = I_{in} =$ input current signal, a notch filter can be obtained with I_{out}/I_{in} .
- (5) If $G_2 = G_1$, then $I_{in1} = I_{in2} = I_{in3} = I_{in} =$ input current signal, an allpass filter can be obtained with I_{out}/I_{in} .

The resonance angular frequency ω_o and the quality factor Q are given by:

$$\omega_o = \sqrt{\frac{G_1 G_2}{C_1 C_2}} \quad \dots(3)$$

and

$$Q = \frac{\sqrt{C_1 C_2 G_1 G_2}}{C_2 G_1 + C_1 G_2 - C_1 G_1} \quad \dots(4)$$

Thus, all the standard filter functions (highpass, bandpass, lowpass, notch, and allpass) can be obtained from the proposed circuit in Fig. 1. The proposed circuit uses only grounded capacitors, which are attractive for integrated circuit implementation^{2,3}. Since the output impedance of the proposed circuit is not high, another current follower may be needed in order to connect the output current signal to the next stage.

The input impedances of the three input terminals are:

$$Z_{in1} = \frac{sC_1 + G_1}{s^2 C_1 C_2 + s(C_2 G_1 + C_1 G_2 - C_1 G_1) + G_1 G_2} \quad \dots(5)$$

$$Z_{in2} = \frac{sC_2 + G_2 - G_1}{s^2 C_1 C_2 + s(C_2 G_1 + C_1 G_2 - C_1 G_1) + G_1 G_2} \quad \dots(6)$$

$$Z_{in3} = \frac{sC_2 - sC_1 + G_2}{s^2 C_1 C_2 + s(C_2 G_1 + C_1 G_2 - C_1 G_1) + G_1 G_2} \quad \dots(7)$$

From Eqs (5)-(7), we can see that for high frequencies, all impedances approach zero. For low frequencies, the impedance of Z_{in1} is R_2 , the impedance of Z_{in2} is $(R_1 - R_2)$, the impedance of Z_{in3} is R_1 . Moreover, Z_{in1} shows a resonance effect with peak value $\frac{C_1}{C_2 G_1 + C_1 G_2 - C_1 G_1}$, $\frac{C_2}{C_2 G_1 + C_1 G_2 - C_1 G_1}$ for Z_{in2} ,

and $\frac{C_2 - C_1}{C_2 G_1 + C_1 G_2 - C_1 G_1}$ for Z_{in3} .

3 Analysis of Sensitivities

Taking the non-idealities of the DDCC into account, the relationship of the terminal voltages and currents of DDCC can be rewritten as:

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ i_{y3} \\ v_x \\ i_{zk} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ \alpha_1(s) & -\alpha_2(s) & \alpha_3(s) & 0 & 0 \\ 0 & 0 & 0 & \pm\beta_k(s) & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ v_{y3} \\ i_x \\ v_{zk} \end{bmatrix} \quad \dots(8)$$

where $\alpha_k(s)$ represents the frequency transfer function of the internal voltage follower and $\beta_k(s)$ represent the frequency transfer function of the internal current follower of the DDCC. They can be approximated by first order lowpass functions, which can be considered to have a unity value for frequencies much lower than their corner frequencies¹⁷. If the circuit is working at frequencies much lower than the corner frequencies of $\alpha_k(s)$ and $\beta_k(s)$, then $\alpha_k(s) = \alpha_k = 1 - \epsilon_{kv}$ and ϵ_{kv} ($|\epsilon_{kv}| \ll 1$) denotes the voltage tracking error from y_k terminal to x terminal of the DDCC and $\beta_k(s) = \beta_k = 1 - \epsilon_{ki}$ and ϵ_{ki} ($|\epsilon_{ki}| \ll 1$) denotes the current tracking error from the x terminal to z_k terminal of the DDCC. The denominator of the non-ideal output current function for Fig. 1 becomes:

$$D(s) = s^2 C_1 C_2 + s(C_2 G_1 \alpha_3 \beta_3 + C_1 G_2 - C_1 G_1 \alpha_1 \beta_1) + G_1 G_2 \alpha_3 \beta_3 \quad \dots(9)$$

The resonance angular frequency ω_o and quality factor Q become:

$$\omega_o = \sqrt{\frac{G_1 G_2 \alpha_3 \beta_3}{C_1 C_2}} \quad \dots(10)$$

$$Q = \frac{\sqrt{C_1 C_2 G_1 G_2 \alpha_3 \beta_3}}{C_2 G_1 \alpha_3 \beta_3 + C_1 G_2 - C_1 G_1 \alpha_1 \beta_1} \quad \dots(11)$$

The active and passive sensitivities of ω_o and Q are shown as:

$$S_{G_1, G_2, \alpha_3, \beta_3}^{\omega_o} = -S_{C_1, C_2}^{\omega_o} = \frac{1}{2}$$

$$S_{C_1}^Q \cong \frac{C_1 G_1 + C_2 G_1 - C_1 G_2}{2(C_2 G_1 + C_1 G_2 - C_1 G_1)}$$

$$S_{C_2}^Q \cong \frac{C_1 G_2 - C_1 G_1 - C_2 G_1}{2(C_2 G_1 + C_1 G_2 - C_1 G_1)}$$

$$S_{G_1}^Q \cong \frac{C_1 G_1 + C_1 G_2 - C_2 G_1}{2(C_2 G_1 + C_1 G_2 - C_1 G_1)}$$

$$S_{G_2}^Q \cong \frac{C_2 G_1 - C_1 G_1 - C_1 G_2}{2(C_2 G_1 + C_1 G_2 - C_1 G_1)}$$

$$S_{\alpha_1, \beta_1}^Q \cong \frac{C_1 G_1}{C_2 G_1 + C_1 G_2 - C_1 G_1}$$

$$S_{\alpha_3, \beta_3}^Q \cong \frac{C_1 G_2 - C_1 G_1 - C_2 G_1}{2(C_2 G_1 + C_1 G_2 - C_1 G_1)}$$

4 Effect of Parasitic Elements

A non-ideal non-inverting type DDCC model¹⁸ is shown in Fig. 2. It is shown that the real DDCC has parasitic resistors and capacitors from the y_1, y_2, y_3 and z_k terminals to the ground, and also, a series resistor at the input terminal x . Taking into account the non-ideal DDCC and assuming the circuit is working at frequencies much lower than the corner frequencies of $\alpha_k(s)$ and $\beta_k(s)$, namely, $\alpha_k \cong \beta_k \cong 1$. Moreover, in practical DDCC, the external resistors can be chosen to be much smaller than the parasitic resistors at the y and z terminals of DDCC and much greater than the parasitic resistor at the x terminal of DDCC, i.e. R_y, R_z




Fig. 2 — Non-ideal DDCC model

$\gg R_k \gg R_x$. The external capacitances C_1 and C_2 can be chosen to be much greater than the parasitic capacitors at the y and z terminals of DDCC, i.e. $C_y, C_z \ll C_1, C_2$. Under these conditions, the output current of Fig. 1 becomes:

$$\begin{aligned} & [s^2 C_1' C_2' + s(C_2' G_a + C_1' G_2' - C_1' G_2) \\ & + G_2' G_a - G_2 G_a] I_{in3} \\ & - (s C_2' G_1 + G_1 G_2' - G_1 G_2) I_{in2} \\ I_{out} \cong & \frac{+(s C_1' G_2 - s C_1' G_1 + G_1 G_2) I_{in1}}{s^2 C_1' C_2' + s(C_2' G_1 + C_1' G_2' - C_1' G_1) \\ & + G_1 G_2'} \quad \dots(12) \end{aligned}$$

where $C_1' = C_1 + C_{y3} + C_{z3}$, $C_2' = C_2 + C_{y1} + C_{z1}$, $G_2' = G_2 + G_{y1} + G_{z1}$, $G_a = G_{y3} + G_{z3}$.

In Eq. (12), undesirable factors are yielded by the non-idealities of the DDCC. The conductances G_{y1}, G_{z1} and G_a become non-negligible at very low frequencies. To minimize the effects of the DDCC's non-idealities, the operation angular frequency should be restricted to the following conditions:

$$\omega \gg \max \left\{ \frac{C_2' G_a + C_1' G_2' - C_1' G_2}{C_1' C_2'}, \sqrt{\frac{G_2' G_a - G_2 G_a}{C_1' C_2'}, \frac{G_1 G_2' - G_1 G_2}{C_2' G_1}} \right\} \quad \dots(13)$$

$$\omega \ll \frac{G_1 G_2}{C_1' (G_2 - G_1)} \quad \dots(14)$$

5 Simulation Results

HSPICE simulations were carried out to demonstrate the feasibility of the proposed circuit in Fig. 1 using 0.18 μm , level 49 MOSFET from TSMC. The DDCC was realized by the CMOS implementation¹⁷ in Fig. 3. The dimensions of the NMOS transistors in the DDCC are set to be $W = 4.5 \mu\text{m}$ and $L = 0.9 \mu\text{m}$. The dimensions of the PMOS transistors in the DDCC are set to be $W = 9 \mu\text{m}$ and $L = 0.9 \mu\text{m}$. The supply voltages are $V_+ = +0.9 \text{ V}$, $V_- = -0.9 \text{ V}$, $V_{b1} = -0.38 \text{ V}$ and $V_{b2} = 0.28 \text{ V}$. Figure 4 shows the simulated frequency responses for the highpass filter of Fig. 1 designed with $I_{in3} = I_{in}$, $I_{in1} = I_{in2} = 0$, $C_1 = C_2 = 10 \text{ pF}$, $R_1 = 10 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$. Figure 5 shows the simulated frequency responses for the bandpass filter of Fig. 1 designed with $I_{in2} = I_{in}$, $I_{in1} = I_{in3} = 0$,




Fig. 3 — CMOS realization of the DDCC




Fig. 4 — Comparisons between the theoretical and simulated results for the highpass filter in Fig. 1




Fig. 6 — Comparisons between the theoretical and simulated results for the lowpass filter in Fig. 1




Fig. 5 — Comparisons between the theoretical and simulated results for the bandpass filter in Fig. 1

$C_1 = C_2 = 10 \text{ pF}$, $R_1 = 10 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$. Figure 6 shows the simulated frequency responses for the lowpass filter of Fig. 1 designed with $I_{in1} = I_{in}$, $I_{in2} = I_{in3} = 0$, $C_1 = C_2 = 10 \text{ pF}$, $R_1 = 10 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$. Figure 7 shows the simulated frequency responses for the notch filter of Fig. 1 designed with $I_{in1} = I_{in3} = I_{in}$, $I_{in2} = 0$, $C_1 = C_2 = 10 \text{ pF}$, $R_1 = 10 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$. Figure 8 shows the simulated frequency responses for the allpass filter of Fig. 1 designed with $I_{in1} = I_{in2} = I_{in3} = I_{in}$, $C_1 = C_2 = 10 \text{ pF}$, $R_1 = 10 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$. If all input currents are opened, the power dissipation is $159.887 \text{ }\mu\text{W}$. The lowpass filter requires resistances matching conditions. When the parasitic elements of the DDCC are taking into account, it may introduce zero at high frequency from Eq. (12). This can explain why Fig. 6




Fig. 7 — Comparisons between the theoretical and simulated results for the notch filter in Fig. 1




Fig. 8 — Comparisons between the theoretical and simulated results for the allpass filter in Fig. 1




Fig. 9 — Time domain input (upper signal) and output signal waveforms to demonstrate the dynamic range of the bandpass filter in Fig. 1




Fig. 10 — THD analysis results of the proposed bandpass filter

has non-ideal responses at high frequencies. To reduce the effect of this zero, more accurate DDCC CMOS circuits maybe required for this circuit in lowpass filter applications.

Figure 9 shows the input and output signals of bandpass response designed with I_{in2} = input current signal, $I_{in1} = I_{in3} = 0$ (opened) and $Q = 1$: $C_1 = C_2 = 10$ pF, $R_1 = 10$ k Ω and $R_2 = 10$ k Ω . It is observed that 1.6423 MHz with 17 μ A_{p-p} input current signal levels are possible without significant distortion. In Fig. 10, total harmonic distortion (THD) of the bandpass signals are given at 1.6423 MHz operation frequency.

6 Conclusions

Several current-mode multi-inputs universal biquadratic filters were proposed in the literature⁴⁻¹⁴. However, the active components constructed in these biquads were not minimum. A current-mode three inputs biquad was proposed¹⁵. However, it employs a very complicated device (FDCCII).

In this paper, a new universal biquadratic current filter with three inputs and single output using only one DDCC, two grounded capacitors and two resistors is presented. The proposed circuit can synthesize any type of filter transfer functions. The proposed circuit employs less active elements with respect to the previous filters⁴⁻¹⁴. The proposed circuit employs simpler active device (DDCC) with respect to the previous biquad¹⁵.

References

- 1 Roberts G W & Sedra A S, *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, 39 (1992) 257.

- 2 Bhushan M & Newcomb R W, *Electronics Lett*, 3 (1967) 148.
- 3 Tangsrirat W & Bunruang K, *Indian J Pure & Appl Phys*, 50 (2012) 133.
- 4 Chang C M & Chen P C, *International J Electronics*, 71 (1991) 817.
- 5 Chang C M, Chien C C & Wang H Y, *International J Electronics*, 76 (1994) 87.
- 6 Chang C M, *Electronics Lett*, 33 (1997) 1207.
- 7 Chang C M & Tu S H, *International J Electronics*, 85 (1998) 749.
- 8 Gunes E O, Toker A & Ozoguz S, *Electronics Lett*, 35 (1999) 524.
- 9 Wang H Y & Lee C T, *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 48 (2001) 409.
- 10 Horng J W, *Radioengineering*, 18 (2009) 537.
- 11 Horng J W, Chiu T Y, Hsiao C P & Huang G T, *Journal of Circuits, Systems and Computers*, 22 (2013) Article ID 1340001.
- 12 Horng J W, Hou C L, Chang C M, Chiu W Y & Liu C C, *Circuits, Systems and Signal Processing*, 28 (2009) 781.
- 13 Horng J W, *Indian J Pure & Appl Phys*, 49 (2011) 214.
- 14 Horng J W, *Microelectronics Journal*, 42 (2011) 693.
- 15 Kacar F, Yesil A & Kuntman H, *Radioengineering*, 21 (2012) 1269.
- 16 Chiu W, Liu S I, Tsao H W & Chen J J, *IEE Proceedings-Circuits Devices and Systems*, 143 (1996) 91.
- 17 Elwan H O & Soliman A M, *IEE Proceedings-Circuits, Devices and Systems*, 144 (1997) 195.
- 18 Tangsrirat W, Channumsin O & Pukkalanun T, *Indian J Pure & Appl Phys*, 51 (2013) 516.